

# Formal support for Untimed SystemC Specifications: Application to High-Level Synthesis



Eugenio Villar  
Fernando Herrera  
Víctor Fernández




# Index

- Motivation
- Introduction
- Formal Framework
  - Application to High-Level Synthesis Verification
- Conclusions




# Motivation

- SystemC applications



# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design




System simulation



# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design




TLM simulation



# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design




Cycle simulation




# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design




# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in SystemC (HW/SW) design




# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design




# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design



# Motivation

- Timing transformations
  - Source of design errors
  - Classical problem in concurrent programming
  - Not enough addressed in system (HW/SW) design




# Motivation

- Need for formal support
  - SystemC-based design
  - Timing transformations
    - From Untimed Specifications
    - Down to TLM and Cycle-accurate implementations




# Introduction

- ForSyDe
  - Formal System Design meta-model from KTH
  - Formal definition of
    - Untimed MoCs
    - Synchronous MoCs
    - Timed MoCs




# Formal Framework

- Extraction of the SystemC C&C model
  - Removal of hierarchical facilities
  - Flat model of communicating concurrent processes



# Formal Framework

- Abstraction of the formal model




# Formal Framework: Simple Example

```
SC_MODULE(Simple_Example) {
    . Port declarations
    . Channel/submodule instances
    Word16 lsp[10], a[11];
    int initial_position=0;
    Word32 f1[6], f2[6];
    sc_event start_Get_Isp_pol; start_Lsp_Az;
    SC_CTOR(Simple_Example) {
        . Connectivity
        SC_THREAD(Get_Isp_pol);
        SC_THREAD(Lsp_Az); }

    void Get_Isp_pol() {
        while (true) {
            wait(start_Get_Isp_pol);
            . Get_Isp_pol computes f1 from the odd positions
            . or f2 from the even positions of 'lsp' depending
            . on the value of 'initial_position'
            notify (start_Lsp_Az); }
    }

    void Lsp_Az() {
        while (true) {
            wait(start_Lsp_Az);
            initial_position = 1;
            notify(start_Get_Isp_pol);
            for (i=5;i>0;i--) f1[i]=L_add(f1[i],f1[i-1]);
            wait(start_Lsp_Az);
            initial_position = 0;
            for (i=5;i>0;i--) f2[i]=L_sub(f2[i],f2[i-1]);
            . a is computed from f1 and f2
        }}}
```



# Formal Framework: Simple Example

```
SC_MODULE(Simple_Example) {
    . Port declarations
    . Channel/submodule instances
    Word16 lsp[10], a[11];
    int initial_position=0;
    Word32 f1[6], f2[6];
    sc_event start_Get_lsp_pol; start_Lsp_Az;
    SC_CTOR(Simple_Example) {
        . Connectivity
        SC_THREAD(Get_lsp_pol);
        SC_THREAD(Lsp_Az); }
```

```
void Get_lsp_pol() {
    while (true) {
        wait(start_Get_lsp_pol);
        . Get_lsp_pol computes f1 from the odd positions
        . or f2 from the even positions of 'lsp' depending
        . on the value of 'initial_position'
        notify (start_Lsp_Az); }
}
void Lsp_Az() {
    while (true) {
        wait(start_Lsp_Az);
        initial_position = 1;
        notify(start_Get_lsp_pol);
        for (i=5;i>0;i--) f1[i]=L_add(f1[i],f1[i-1]);
        wait(start_Lsp_Az);
        initial_position = 0;
        for (i=5;i>0;i--) f2[i]=L_sub(f2[i],f2[i-1]);
        . a is computed from f1 and f2
    }}}
```

**Get\_lsp\_pol = mapU(1, v<sub>lsp\_odd</sub>, v<sub>lsp\_even</sub>, f, f)**

Get\_lsp\_pol(initial\_position, lsp<sub>odd</sub>, lsp<sub>even</sub>) = <>f1<>f2>>

//an 'initial\_position' value is always taken

$\pi(v_{\text{initial\_position}}, \text{initial\_position}) = \langle \text{initial\_position}_i \rangle$

$v_{\text{initial\_position}}(i) = 1$

If (initial\_position<sub>i</sub> = 0) then

- f<sub>1i</sub> = f(lsp<sub>odd</sub>)
- //five 'lsp<sub>odd</sub>' data are taken but no 'lsp<sub>even</sub>'
- $\pi(v_{\text{lsp\_odd}}, \text{lsp\_odd}) = \langle \text{lsp\_odd}_i \rangle$
- $v_{\text{lsp\_odd}}(i) = 5$
- $\pi(v_{\text{lsp\_even}}, \text{lsp\_even}) = \langle \text{lsp\_even}_i \rangle$
- $v_{\text{lsp\_even}}(i) = 0$
- //six 'f1' data are generated but no 'f2'
- $\pi(v_{f1}, f1) = \langle f1_i \rangle$
- $v_{f1}(i) = 6$
- $\pi(v_{f2}, f2) = \langle f2_i \rangle$
- $v_{f2}(i) = 0$

else

- f<sub>2i</sub> = f(lsp<sub>even</sub>)
- //five 'lsp<sub>even</sub>' data are taken but no 'lsp<sub>odd</sub>'
- $\pi(v_{\text{lsp\_odd}}, \text{lsp\_odd}) = \langle \text{lsp\_odd}_i \rangle$
- $v_{\text{lsp\_odd}}(i) = 0$
- $\pi(v_{\text{lsp\_even}}, \text{lsp\_even}) = \langle \text{lsp\_even}_i \rangle$
- $v_{\text{lsp\_even}}(i) = 5$
- //six 'f2' data are generated but no 'f1'
- $\pi(v_{f1}, f1) = \langle f1_i \rangle$
- $v_{f1}(i) = 0$
- $\pi(v_{f2}, f2) = \langle f2_i \rangle$
- $v_{f2}(i) = 6$



# Formal Framework: Simple Example

```

SC_MODULE(Simple_Example) {
    . Port declarations
    . Channel/submodule instances
    Word16 lsp[10], a[11];
    int initial_position=0;
    Word32 f1[6], f2[6];
    sc_event start_Get_lsp_pol; start_Lsp_Az;
    SC_CTOR(Simple_Example) {
        . Connectivity
        SC_THREAD(Get_lsp_pol);
        SC_THREAD(Lsp_Az); }

    void Get_lsp_pol() {
        while (true) {
            wait(start_Get_lsp_pol);
            . Get_lsp_pol computes f1 from the odd positions
            . or f2 from the even positions of 'lsp' depending
            . on the value of 'initial_position'
            notify (start_Lsp_Az); }
    }

    void Lsp_Az() {
        while (true) {
            wait(start_Lsp_Az);
            initial_position = 1;
            notify(start_Get_lsp_pol);
            for (i=5;i>0;i--) f1[i]=L_add(f1[i],f1[i-1]);
            wait(start_Lsp_Az);
            initial_position = 0;
            for (i=5;i>0;i--) f2[i]=L_sub(f2[i],f2[i-1]);
            . a is computed from f1 and f2
        }}}
```

```

Az_Lsp = mealyU(vf1, vf2, g, fi_p, fa, ω0)
Az_Lsp(f1, f2) = <<initial_position>><a>>
If (statei=ω0) then
    initial_positioni=fi_p(state)=1
    //six 'f1' data are taken but no 'f2'
    π(vf1, f1) = <f1i>
    vf1(i) = 6
    π(vf2, f2) = <f2i>
    vf2(i) = 0

    statei+1=ω1


    //no 'a' data is generated
    π(va, a) = <ai>
    va(i) = 0
else
    initial_positioni=fi_p(state)=0
    //six 'f2' data are taken but no 'f1' although 'f1' is used
    π(vf1, f1) = <f1i>
    vf1(i) = 0
    π(vf2, f2) = <f2i>
    vf2(i) = 6

    statei+1=ω0


    ai = fa(f1i, f2i)
    //eleven 'a' data are generated
    π(va, a) = <ai>
    va(i) = 11
```



# Formal Framework: Simple Example



# Formal Framework: Simple Example



# Application to High-Level Synthesis

- Synthesis results (after Gaut)

Strategy	Get_Lsp_pol	Az_Lsp
Min. Area	1,740	810
Min. Latency	960	370

- Verification results
  - System verification testbench

Design	1	2	3	4
CSV1_2_initial_position	True	True	True	True
CSV1_2_f1	True	True	False	False
CSV1_2_f2	True	True	True	True
CSV3_f1	True	True	False	False
CSV3_f2	True	True	True	True
Functional correctness	OK	OK	Error	Error



# Conclusions

- ForSyDe has been shown as a formal meta-model for SystemC
  - Untimed models
  - Specification semantics to be preserved
  - Application to high-level synthesis



# Future Work

- Extended SystemC specification
  - More complex communication mechanisms
- Other applications
  - Architectural design
  - HW/SW mappings



# Thanks and Questions

- Thank you for your attention
- Funding



FDL'10

16/09/2010



Slide 24