

An Efficient Joint Analytical and Simulation-based Design Space Exploration Flow for Predictable Multi-Core Systems



F. Herrera



University of Cantabria



I. Sander, K. Rosvall



KTH Royal Institute of Technology



E. Paone, G. Palermo



Politecnico di Milano

Goal:
Faster and More Efficient design of Time Critical and Mixed-Criticality Systems

Results:


Significantly Faster Design Time

Table 4: Number of solutions found by A-DSE and DSE time for different configurations of the system bus and design constraints

Design case	CONF1 # Solut.	CONF1 Runtime	CONF2 # Solut.	CONF2 Runtime
unconstr.	1089946	34min.27s	2234194	1h (*)
C_m	68200	4min. 6s	2119553	1h (*)
$C_m \wedge C_s(3)$	50025	3min. 52s	187316	8min 14s
$C_m \wedge C_s(1)$	1129	2min.	1129	2min.

Simulation-base exploration would take weeks!

90% Cut of Original Design Space through the Analytical DSE in minutes





It would still take 14h!

ARS heuristic enables saving 80% of the simulations with a negligible impact in the search of the Pareto Set

More efficient Designs

- New solutions revealed after JAS-DSE vs A-DSE (>30%, conf1: 11 out of 32, conf2: 14 out of 36)
- Thousands of solutions disappear as optimum ones




Worst-case analysis prevents accurate decisions for average optimization

Avg. Cycle <math>< 50\mu s \Rightarrow 3PEs</math>, and not 4 PEs, are required

Pareto Set


Challenge:

Huge design space, critical time constraints and optimization goals



Solution:

Joint Analytical and Simulation-based DSE




Adaptive Random Sampling

Enables heuristic search both in Analytical and Simulation-based DSE

Application to a Voice Activity Detection (VAD) system (Part of GSM vocoder)

Application



Platform

- Up to 6 Processing Elements
- 2 TDMA bus configurations with up to 8/20 slots

Constraints

- Throughput and # tx slots

Goals

- Throughput, Avg. Load, #PEs

Implementation for Predictable MPSoC Design

